2016-03-25 02:19:46 -04:00
|
|
|
/**
|
2016-03-24 14:01:20 -04:00
|
|
|
* Marlin 3D Printer Firmware
|
|
|
|
* Copyright (C) 2016 MarlinFirmware [https://github.com/MarlinFirmware/Marlin]
|
|
|
|
*
|
|
|
|
* Based on Sprinter and grbl.
|
|
|
|
* Copyright (C) 2011 Camiel Gubbels / Erik van der Zalm
|
|
|
|
*
|
|
|
|
* This program is free software: you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation, either version 3 of the License, or
|
|
|
|
* (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
2013-06-06 18:49:25 -04:00
|
|
|
#ifndef ULCDST7920_H
|
|
|
|
#define ULCDST7920_H
|
|
|
|
|
|
|
|
#include "Marlin.h"
|
|
|
|
|
2015-07-31 01:21:18 -04:00
|
|
|
#if ENABLED(U8GLIB_ST7920)
|
2013-06-06 18:49:25 -04:00
|
|
|
|
|
|
|
#define ST7920_CLK_PIN LCD_PINS_D4
|
|
|
|
#define ST7920_DAT_PIN LCD_PINS_ENABLE
|
|
|
|
#define ST7920_CS_PIN LCD_PINS_RS
|
|
|
|
|
2014-02-17 05:58:36 -05:00
|
|
|
//#define PAGE_HEIGHT 8 //128 byte framebuffer
|
|
|
|
//#define PAGE_HEIGHT 16 //256 byte framebuffer
|
2013-06-06 18:49:25 -04:00
|
|
|
#define PAGE_HEIGHT 32 //512 byte framebuffer
|
|
|
|
|
2015-04-27 06:15:36 -04:00
|
|
|
#define LCD_PIXEL_WIDTH 128
|
|
|
|
#define LCD_PIXEL_HEIGHT 64
|
2013-06-06 18:49:25 -04:00
|
|
|
|
|
|
|
#include <U8glib.h>
|
|
|
|
|
2016-06-04 08:54:20 -04:00
|
|
|
//set optimization so ARDUINO optimizes this file
|
|
|
|
#pragma GCC optimize (3)
|
|
|
|
|
2016-06-25 21:32:13 -04:00
|
|
|
#define DELAY_0_NOP NOOP
|
|
|
|
#define DELAY_1_NOP __asm__("nop\n\t")
|
|
|
|
#define DELAY_2_NOP __asm__("nop\n\t" "nop\n\t")
|
|
|
|
#define DELAY_3_NOP __asm__("nop\n\t" "nop\n\t" "nop\n\t")
|
|
|
|
#define DELAY_4_NOP __asm__("nop\n\t" "nop\n\t" "nop\n\t" "nop\n\t")
|
2016-06-04 08:54:20 -04:00
|
|
|
|
|
|
|
|
|
|
|
// If you want you can define your own set of delays in Configuration.h
|
|
|
|
//#define ST7920_DELAY_1 DELAY_0_NOP
|
|
|
|
//#define ST7920_DELAY_2 DELAY_0_NOP
|
|
|
|
//#define ST7920_DELAY_3 DELAY_0_NOP
|
|
|
|
|
|
|
|
#if F_CPU >= 20000000
|
2016-06-25 21:32:13 -04:00
|
|
|
#define CPU_ST7920_DELAY_1 DELAY_0_NOP
|
|
|
|
#define CPU_ST7920_DELAY_2 DELAY_0_NOP
|
|
|
|
#define CPU_ST7920_DELAY_3 DELAY_1_NOP
|
2016-07-02 09:32:21 -04:00
|
|
|
#elif (MOTHERBOARD == BOARD_3DRAG) || (MOTHERBOARD == BOARD_K8200) || (MOTHERBOARD == BOARD_K8400)
|
2016-06-25 21:32:13 -04:00
|
|
|
#define CPU_ST7920_DELAY_1 DELAY_0_NOP
|
|
|
|
#define CPU_ST7920_DELAY_2 DELAY_3_NOP
|
|
|
|
#define CPU_ST7920_DELAY_3 DELAY_0_NOP
|
2016-06-14 05:08:28 -04:00
|
|
|
#elif (MOTHERBOARD == BOARD_MINIRAMBO)
|
2016-06-25 21:32:13 -04:00
|
|
|
#define CPU_ST7920_DELAY_1 DELAY_0_NOP
|
|
|
|
#define CPU_ST7920_DELAY_2 DELAY_4_NOP
|
|
|
|
#define CPU_ST7920_DELAY_3 DELAY_0_NOP
|
2016-06-14 05:08:28 -04:00
|
|
|
#elif (MOTHERBOARD == BOARD_RAMBO)
|
2016-06-25 21:32:13 -04:00
|
|
|
#define CPU_ST7920_DELAY_1 DELAY_0_NOP
|
|
|
|
#define CPU_ST7920_DELAY_2 DELAY_0_NOP
|
|
|
|
#define CPU_ST7920_DELAY_3 DELAY_0_NOP
|
2016-06-04 08:54:20 -04:00
|
|
|
#elif F_CPU == 16000000
|
2016-06-25 21:32:13 -04:00
|
|
|
#define CPU_ST7920_DELAY_1 DELAY_0_NOP
|
|
|
|
#define CPU_ST7920_DELAY_2 DELAY_0_NOP
|
|
|
|
#define CPU_ST7920_DELAY_3 DELAY_1_NOP
|
2016-06-04 08:54:20 -04:00
|
|
|
#else
|
|
|
|
#error "No valid condition for delays in 'ultralcd_st7920_u8glib_rrd.h'"
|
|
|
|
#endif
|
|
|
|
|
2016-06-25 21:32:13 -04:00
|
|
|
#ifndef ST7920_DELAY_1
|
|
|
|
#define ST7920_DELAY_1 CPU_ST7920_DELAY_1
|
|
|
|
#endif
|
|
|
|
#ifndef ST7920_DELAY_2
|
|
|
|
#define ST7920_DELAY_2 CPU_ST7920_DELAY_2
|
|
|
|
#endif
|
|
|
|
#ifndef ST7920_DELAY_3
|
|
|
|
#define ST7920_DELAY_3 CPU_ST7920_DELAY_3
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#define ST7920_SND_BIT \
|
|
|
|
WRITE(ST7920_CLK_PIN, LOW); ST7920_DELAY_1; \
|
|
|
|
WRITE(ST7920_DAT_PIN, val & 0x80); ST7920_DELAY_2; \
|
|
|
|
WRITE(ST7920_CLK_PIN, HIGH); ST7920_DELAY_3; \
|
|
|
|
val <<= 1
|
|
|
|
|
2015-10-03 02:08:58 -04:00
|
|
|
static void ST7920_SWSPI_SND_8BIT(uint8_t val) {
|
2016-06-25 21:32:13 -04:00
|
|
|
ST7920_SND_BIT; // 1
|
|
|
|
ST7920_SND_BIT; // 2
|
|
|
|
ST7920_SND_BIT; // 3
|
|
|
|
ST7920_SND_BIT; // 4
|
|
|
|
ST7920_SND_BIT; // 5
|
|
|
|
ST7920_SND_BIT; // 6
|
|
|
|
ST7920_SND_BIT; // 7
|
|
|
|
ST7920_SND_BIT; // 8
|
2013-06-06 18:49:25 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
#define ST7920_CS() {WRITE(ST7920_CS_PIN,1);u8g_10MicroDelay();}
|
|
|
|
#define ST7920_NCS() {WRITE(ST7920_CS_PIN,0);}
|
|
|
|
#define ST7920_SET_CMD() {ST7920_SWSPI_SND_8BIT(0xf8);u8g_10MicroDelay();}
|
|
|
|
#define ST7920_SET_DAT() {ST7920_SWSPI_SND_8BIT(0xfa);u8g_10MicroDelay();}
|
2015-03-29 19:40:58 -04:00
|
|
|
#define ST7920_WRITE_BYTE(a) {ST7920_SWSPI_SND_8BIT((uint8_t)((a)&0xf0u));ST7920_SWSPI_SND_8BIT((uint8_t)((a)<<4u));u8g_10MicroDelay();}
|
2013-06-06 18:49:25 -04:00
|
|
|
#define ST7920_WRITE_BYTES(p,l) {uint8_t i;for(i=0;i<l;i++){ST7920_SWSPI_SND_8BIT(*p&0xf0);ST7920_SWSPI_SND_8BIT(*p<<4);p++;}u8g_10MicroDelay();}
|
|
|
|
|
2015-10-03 02:08:58 -04:00
|
|
|
uint8_t u8g_dev_rrd_st7920_128x64_fn(u8g_t *u8g, u8g_dev_t *dev, uint8_t msg, void *arg) {
|
|
|
|
uint8_t i, y;
|
|
|
|
switch (msg) {
|
|
|
|
case U8G_DEV_MSG_INIT: {
|
|
|
|
OUT_WRITE(ST7920_CS_PIN, LOW);
|
|
|
|
OUT_WRITE(ST7920_DAT_PIN, LOW);
|
|
|
|
OUT_WRITE(ST7920_CLK_PIN, HIGH);
|
|
|
|
|
|
|
|
ST7920_CS();
|
|
|
|
u8g_Delay(120); //initial delay for boot up
|
|
|
|
ST7920_SET_CMD();
|
|
|
|
ST7920_WRITE_BYTE(0x08); //display off, cursor+blink off
|
|
|
|
ST7920_WRITE_BYTE(0x01); //clear CGRAM ram
|
|
|
|
u8g_Delay(15); //delay for CGRAM clear
|
|
|
|
ST7920_WRITE_BYTE(0x3E); //extended mode + GDRAM active
|
2016-03-15 04:10:57 -04:00
|
|
|
for (y = 0; y < (LCD_PIXEL_HEIGHT) / 2; y++) { //clear GDRAM
|
2015-10-03 02:08:58 -04:00
|
|
|
ST7920_WRITE_BYTE(0x80 | y); //set y
|
|
|
|
ST7920_WRITE_BYTE(0x80); //set x = 0
|
|
|
|
ST7920_SET_DAT();
|
2016-03-13 01:38:55 -05:00
|
|
|
for (i = 0; i < 2 * (LCD_PIXEL_WIDTH) / 8; i++) //2x width clears both segments
|
2015-10-03 02:08:58 -04:00
|
|
|
ST7920_WRITE_BYTE(0);
|
2013-06-06 18:49:25 -04:00
|
|
|
ST7920_SET_CMD();
|
|
|
|
}
|
2015-10-03 02:08:58 -04:00
|
|
|
ST7920_WRITE_BYTE(0x0C); //display on, cursor+blink off
|
|
|
|
ST7920_NCS();
|
|
|
|
}
|
|
|
|
break;
|
2013-06-06 18:49:25 -04:00
|
|
|
case U8G_DEV_MSG_STOP:
|
|
|
|
break;
|
2015-10-03 02:08:58 -04:00
|
|
|
case U8G_DEV_MSG_PAGE_NEXT: {
|
|
|
|
uint8_t* ptr;
|
|
|
|
u8g_pb_t* pb = (u8g_pb_t*)(dev->dev_mem);
|
|
|
|
y = pb->p.page_y0;
|
|
|
|
ptr = (uint8_t*)pb->buf;
|
|
|
|
|
|
|
|
ST7920_CS();
|
|
|
|
for (i = 0; i < PAGE_HEIGHT; i ++) {
|
|
|
|
ST7920_SET_CMD();
|
|
|
|
if (y < 32) {
|
|
|
|
ST7920_WRITE_BYTE(0x80 | y); //y
|
|
|
|
ST7920_WRITE_BYTE(0x80); //x=0
|
|
|
|
}
|
|
|
|
else {
|
|
|
|
ST7920_WRITE_BYTE(0x80 | (y - 32)); //y
|
|
|
|
ST7920_WRITE_BYTE(0x80 | 8); //x=64
|
2013-06-06 18:49:25 -04:00
|
|
|
}
|
2015-10-03 02:08:58 -04:00
|
|
|
ST7920_SET_DAT();
|
2016-03-15 04:10:57 -04:00
|
|
|
ST7920_WRITE_BYTES(ptr, (LCD_PIXEL_WIDTH) / 8); //ptr is incremented inside of macro
|
2015-10-03 02:08:58 -04:00
|
|
|
y++;
|
2013-06-06 18:49:25 -04:00
|
|
|
}
|
2015-10-03 02:08:58 -04:00
|
|
|
ST7920_NCS();
|
|
|
|
}
|
|
|
|
break;
|
2013-06-06 18:49:25 -04:00
|
|
|
}
|
|
|
|
#if PAGE_HEIGHT == 8
|
|
|
|
return u8g_dev_pb8h1_base_fn(u8g, dev, msg, arg);
|
|
|
|
#elif PAGE_HEIGHT == 16
|
|
|
|
return u8g_dev_pb16h1_base_fn(u8g, dev, msg, arg);
|
|
|
|
#else
|
|
|
|
return u8g_dev_pb32h1_base_fn(u8g, dev, msg, arg);
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
2016-03-15 04:10:57 -04:00
|
|
|
uint8_t u8g_dev_st7920_128x64_rrd_buf[(LCD_PIXEL_WIDTH) * (PAGE_HEIGHT) / 8] U8G_NOCOMMON;
|
2015-10-03 02:08:58 -04:00
|
|
|
u8g_pb_t u8g_dev_st7920_128x64_rrd_pb = {{PAGE_HEIGHT, LCD_PIXEL_HEIGHT, 0, 0, 0}, LCD_PIXEL_WIDTH, u8g_dev_st7920_128x64_rrd_buf};
|
|
|
|
u8g_dev_t u8g_dev_st7920_128x64_rrd_sw_spi = {u8g_dev_rrd_st7920_128x64_fn, &u8g_dev_st7920_128x64_rrd_pb, &u8g_com_null_fn};
|
2013-06-06 18:49:25 -04:00
|
|
|
|
2015-10-03 02:08:58 -04:00
|
|
|
class U8GLIB_ST7920_128X64_RRD : public U8GLIB {
|
|
|
|
public:
|
2016-06-22 21:22:17 -04:00
|
|
|
U8GLIB_ST7920_128X64_RRD(uint8_t dummy) : U8GLIB(&u8g_dev_st7920_128x64_rrd_sw_spi) { UNUSED(dummy); }
|
2013-06-06 18:49:25 -04:00
|
|
|
};
|
|
|
|
|
Decrease the needed nops to 1
by shitfing the left shift into the high phase.
```
2 cbi 0x2,1 ;set CLK //
1 in r18,__SREG__ //1
1-3 sbrc r24,7 //2-4
2 rjmp .L19 //4
1 cli .L19: //5
2 lds r25,258 lds r25,258 //7
1 andi r25,lo8(-2) ori r25,lo8(1) //8
2 sts 258,r25 sts 258,r25 //10
1 out __SREG__,r18 out __SREG__,r18 //11
2 .L3: rjmp .L3 //13 //2
2 sbi 0x2,1 ;reset CLK // //13-15 //2-4
1 lsl r24 ; val //1
1 nop //2
2 cbi 0x2,1 ;set CLK //4
...
```
2016-06-07 07:45:35 -04:00
|
|
|
#pragma GCC reset_options
|
2013-06-06 18:49:25 -04:00
|
|
|
|
|
|
|
#endif //U8GLIB_ST7920
|
|
|
|
#endif //ULCDST7920_H
|